User:ZyMOS/List of Am2900 Am29000 Family and Central Expressway (Dallas): Difference between pages
(Difference between pages)
Content deleted Content added
No edit summary |
No edit summary |
||
| Line 1: | Line 1: | ||
{{cleanup}} |
|||
The [[Am2900]] and [[Am29000]] family of [[integrated circuits]] form a mircoprocessing unit(MPU). |
|||
[[Image:DSCN4925.JPG|thumb|right|250px| South-bound Central Expressway looking down to Downtown Dallas]] |
|||
North Central Expressway US75 North locates in North Dallas.The freeway |
|||
<!-- Acquired from List_of_amd_processors and Am2900 Family Data Book --> |
|||
runs from Downtown Dallas to its Northern suburbs of |
|||
*[[Am2900#Am2901|Am2901]] 4-bit-slice [[ALU]] (1975) |
|||
Richardson,Plano, and Frisco.The freeway runs through a lot of high-income neighborhoods ([[Highland Park]], [[University Park]], and M Street etc) as |
|||
*[[Am2900#Am2902|Am2902]] Look-Ahead Carry Generator |
|||
well as popular districts like [[Uptown]],[[West Village]], |
|||
*[[Am2900#Am2903|Am2903]] 4-bit-slice [[ALU]], with [[multiplication ALU|hardware multiply]] |
|||
[[North Park mall]], and [[Telecomn Corridor]] |
|||
*[[Am2900#Am2904|Am2904]] Status and Shift Control Unit |
|||
*[[Am2900#Am2905|Am2905]] Bus Transceiver |
|||
*[[Am2900#Am2906|Am2906]] Bus Transceiver with [[Parity_bit|Parity]] |
|||
*[[Am2900#Am2907|Am2907]] Bus Transceiver with [[Parity_bit|Parity]] |
|||
*[[Am2900#Am2908|Am2908]] Bus Transceiver with [[Parity_bit|Parity]] |
|||
*[[Am2900#Am2909|Am2909]] 4-bit-slice address sequencer |
|||
*[[Am2900#Am2910|Am2910]] 12-bit address sequencer |
|||
*[[Am2900#Am2911|Am2911]] 4-bit-slice address sequencer |
|||
*[[Am2900#Am2912|Am2912]] Bus Transceiver |
|||
*[[Am2900#Am2913|Am2913]] Priority [[Hardware_interrupt|Interrupt]] Expander |
|||
*[[Am2900#Am2914|Am2914]] Priority [[Hardware_interrupt|Interrupt]] Controller |
|||
*[[Am2900#Am2915|Am2915]] Quad 3-State Bus Transceiver |
|||
*[[Am2900#Am2916|Am2916]] Quad 3-State Bus Transceiver |
|||
*[[Am2900#Am2917|Am2917]] Quad 3-State Bus Transceiver |
|||
*[[Am2900#Am2918|Am2918]] [[Instruction_register|Instruction Register]], Quad D Register |
|||
*[[Am2900#Am2919|Am2919]] [[Instruction_register|Instruction Register]], Quad Register |
|||
*[[Am2900#Am2920|Am2920]] Octal [[Flip-flop_(electronics)#D_flip-flop| D-Type Flip-Flop]] |
|||
*[[Am2900#Am2921|Am2921]] 1-to-8 [[Decoder]] |
|||
*[[Am2900#Am2922|Am2922]] 8-Input [[Multiplexer]] (MUX) |
|||
*[[Am2900#Am2923|Am2923]] 8-Input [[Multiplexer |MUX]] |
|||
*[[Am2900#Am2924|Am2924]] 3-Line to 8-Line [[Decoder]] |
|||
*[[Am2900#Am2918|Am2925]] [[Clock_signal|System Clock]] Generator and Driver |
|||
*[[Am2900#Am2916|Am2926]] [[Schottky]] 3-State Quad Bus Driver |
|||
*[[Am2900#Am2917|Am2927/Am2928]] Quad 3-State Bus Transceiver |
|||
*[[Am2900#Am2919|Am2929]] [[Schottky]] 3-State Quad Bus Driver |
|||
*[[Am2900#Am2930|Am2930]] Main Memory Program Control |
|||
*[[Am2900#Am2932|Am2932]] Main Memory Program Control |
|||
*[[Am2900#Am2930|Am2940]] [[Direct_Memory_Access|Direct Memory Addressing (DMA)]] Generator |
|||
*[[Am2900#Am2942|Am2942]] Programmable Timer/[[Counter#Counters_in_electronics|Counter]]/[[Direct_Memory_Access|DMA]] Generator |
|||
*[[Am2900#Am2946|Am2946/Am2947]] Octal 3-State Bidirectional Bus Transceiver |
|||
*[[Am2900#Am2948|Am2948/Am2949]] Octal 3-State Bidirectional Bus Transceiver |
|||
*[[Am2900#Am2950|Am2950/Am2951]] 8-bit Bidirectional I/O Ports |
|||
*[[Am2900#Am2950|Am2954/Am2955]] Octal Registers |
|||
*[[Am2900#Am2950|Am2956/Am2957]] Octal Latches |
|||
*[[Am2900#Am2950|Am2958/Am2959]] Octal [[Buffer_amplifier|Buffers]]/Line Drivers/Line Receivers |
|||
*[[Am2900#Am2960|Am2960]] Cascadable 16-Bit Error Detection and Correction Unit |
|||
*[[Am2900#Am2961|Am2961/Am2962]] 4-Bit Error Correction Multiple Buss Buffers |
|||
*[[Am2900#Am2964|Am2964]] Dynamic Memory Controller |
|||
*[[Am2900#Am2965|Am2965/Am2966]] Octal Dynamic Memory Driver |
|||
*[[Am2900#Am29112|Am29112]] Interruptable 8-Bit [[Microprogram]] [[Microsequencer|Sequencer]] |
|||
*[[Am2900#Am29116|Am29116]] 16-Bit [[Bipolar_junction_transistor|Bipolar]] Microprocessor |
|||
*[[Am2900#Am29700|Am29700/701]] Non-Inverting [[Schottky]] 64-Bit [[Random_access_memory|Random Access Memory (RAM)]] |
|||
*[[Am2900#Am29702|Am29702/703]] [[Schottky]] 64-Bit [[Random_access_memory|RAM]] |
|||
*[[Am2900#Am29705|Am29705]] 16-Word by 4-Bit 2-Port [[Random_access_memory|RAM]] |
|||
*[[Am2900#Am29720|Am29720/721]] Low-Power [[Schottky]] 256-Bit [[Random_access_memory|RAM]] |
|||
*[[Am2900#Am29750|Am29750/Am29752]] 32-Word by 8-Bit [[Programmable_read-only_memory|Programmable Read-Only Memory (PROM)]] |
|||
*[[Am2900#Am29754|Am29754/Am29755]] 256-Word by 4-Bit [[Programmable_read-only_memory|PROM]] |
|||
*[[Am2900#Am29770|Am29770/Am29771]] 2048-Bit Generic Series Bipolar [[Programmable_read-only_memory|PROM]] |
|||
*[[Am2900#Am29774|Am29774/Am29775]] 4096-Bit Generic Series Bipolar [[Programmable_read-only_memory|PROM]] |
|||
*[[Am2900#Am29803|Am29803]] 16-Way Branch Unit |
|||
*[[Am2900#Am29811|Am29811]] Next Address Control Unit |
|||
[[Image:DSCN4925.JPG|thumb|right|250px| South-bound Central Expressway looking down to Downtown Dallas]] |
|||
==Am29000== |
|||
*AM29000-16 (32bit RISC microprocessor, 4 stage pipeline, 512B Instruction Cache |
|||
*Am29005 32bit RISC microprocessor with no Instruction Cache |
|||
*Am29027 Arithmetic Accelerator FPU |
|||
*Am29030 32-bit RISC Microprocessor |
|||
*Am29035 RISC Microprocessor with 4-Kbyte Instruction Cache |
|||
*Am29040 32bit RISC microprocessor with hardware multiply |
|||
*Am29041 Data transfer controller |
|||
*Am29050 Streamlined Instruction Microprocessor with FPU, 1kB Instruction Cache |
|||
*Am29062 Integrated cache unit with 8K bytes RAM |
|||
*Am29112 High-performance 8-bit slice microprogram sequencer |
|||
*Am29114 Real-time 8-bit priority interrupt controller |
|||
*Am29116 High-performance 16-bit microprocessor |
|||
*Am29117 High-performance 16-bit microprocessor |
|||
*Am29118 8-bit I/O support unit for Am29116 |
|||
*Am29141 Fuse programmable controller |
|||
*Am29200 32-bit Microcontroller, internal ROM, DRAM interface, PIA/PIO/Serial/Parallel/JTAG Ports |
|||
*Am29202 2-bit Microcontroller, internal ROM, DRAM interface, PIA/PIO/Serial/Parallel/JTAG Ports |
|||
*Am29205 32-bit Microcontroller, internal ROM, DRAM interface, PIA/PIO/Serial/Parallel Ports |
|||
*Am29240 32-bit Microcontroller, hardware multiply, internal ROM, DRAM interface, PIA/PIO/Serial/Parallel/JTAG Ports |
|||
*Am29243 32-bit Microcontroller, hardware multiply, internal ROM, DRAM interface, PIA/PIO/Serial/Parallel/JTAG Ports |
|||
*Am29245 32-bit Microcontroller, internal ROM, DRAM interface, PIA/PIO/Serial/Parallel/JTAG Ports |
|||
Am29323 32-Bit Parallel Multiplier |
|||
*Am29325 32-bit FPU |
|||
*Am29327 32-bit FPU |
|||
*Am29331 16-Bit Microprogram Sequencer |
|||
*Am29332 32-bit ALU |
|||
*Am29334 Four-Port, Dual-Access Register File |
|||
*Am29360 32-Bit Error Detection and Correction Unit |
|||
*Am29368 1M-Bit Dynamic Memory Controller (DMC) |
|||
*Am29501 Multi-Port Pipelined Processor (Byte-Slice) |
|||
*Am29700/701]] Non-Inverting [[Schottky]] 64-Bit [[Random_access_memory|Random Access Memory (RAM)]] |
|||
*Am29702/703]] [[Schottky]] 64-Bit [[Random_access_memory|RAM]] |
|||
*[[Am2900#Am29705|Am29705]] 16-Word by 4-Bit 2-Port [[Random_access_memory|RAM]] |
|||
*Am29720/721]] Low-Power [[Schottky]] 256-Bit [[Random_access_memory|RAM]] |
|||
*Am29750/Am29752]] 32-Word by 8-Bit [[Programmable_read-only_memory|Programmable Read-Only Memory (PROM)]] |
|||
*Am29754/Am29755]] 256-Word by 4-Bit [[Programmable_read-only_memory|PROM]] |
|||
*Am29770/Am29771]] 2048-Bit Generic Series Bipolar [[Programmable_read-only_memory|PROM]] |
|||
*Am29774/Am29775]] 4096-Bit Generic Series Bipolar [[Programmable_read-only_memory|PROM]] |
|||
*Am29803]] 16-Way Branch Unit |
|||
*Am29811]] Next Address Control Unit |
|||
*Am29940 10BASE-T Ethernet Controller??? |
|||
[[Image:DSCN4922.JPG|thumb|right|250px| Central Expressway at Haskell Ave]] |
|||
:for detail on the Am2900 Family See: [http://www.bitsavers.org/pdf/amd/_dataBooks/1979_AMD_2900family.pdf The Am2900 Family Data Book], by AMD |
|||
http://www.cpushack.net/Am29k.html |
|||
Before reconstruction, US75 north of downtown Dallas was one of the most |
|||
poorly designed freeways in the nation. Opened around 1950, it was Dallas' |
|||
first freeway with very narrow right-of-way - six lanes and four lanes. |
|||
[[Image:DSCN4918.JPG|thumb|right|250px| Central Expressway at Lover lane]] |
|||
In the early 1980's, TxDOT floated plans to build an elevated structure above the existing freeway. After considerable study and debate, elevated structures were eliminated and it was decided to put the full length of |
|||
freeway in a trench.Construction started in 1992, and was finally completed in November 1999. A new light rail long along the freeway had opened earlier in 1998.Total reconstruction cost was around $600 million. |
|||
[[Image:DSCN4883.JPG|thumb|right|250px| Central Expressway near North Park mall]] |
|||
The new facility has a mininum of 8 continuous general-purpose lanes and |
|||
is in a trench for six miles. Its architecturally distinctive design |
|||
distinguishes it as one of the nation's most attractive urban freeways. |
|||
Today,the freeway is dotted with high-rise office buildings and popular shopping districts. |
|||
[[Image:DSCN4894.JPG|thumb|right|250px| Central Expressway near Southern Methodist University and Mockingbird lane]] |
|||
Revision as of 01:35, 9 December 2005
You must add a |reason= parameter to this Cleanup template – replace it with {{Cleanup|reason=<Fill reason here>}}, or remove the Cleanup template.
North Central Expressway US75 North locates in North Dallas.The freeway
runs from Downtown Dallas to its Northern suburbs of Richardson,Plano, and Frisco.The freeway runs through a lot of high-income neighborhoods (Highland Park, University Park, and M Street etc) as well as popular districts like Uptown,West Village, North Park mall, and Telecomn Corridor
Before reconstruction, US75 north of downtown Dallas was one of the most poorly designed freeways in the nation. Opened around 1950, it was Dallas'
first freeway with very narrow right-of-way - six lanes and four lanes.
In the early 1980's, TxDOT floated plans to build an elevated structure above the existing freeway. After considerable study and debate, elevated structures were eliminated and it was decided to put the full length of
freeway in a trench.Construction started in 1992, and was finally completed in November 1999. A new light rail long along the freeway had opened earlier in 1998.Total reconstruction cost was around $600 million.
The new facility has a mininum of 8 continuous general-purpose lanes and is in a trench for six miles. Its architecturally distinctive design
distinguishes it as one of the nation's most attractive urban freeways. Today,the freeway is dotted with high-rise office buildings and popular shopping districts.
